



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. 10/715,311

Confirmation No. 5109

First Inventor: Brian J. Campbell

Filed: 11/17/2003

Art Unit: 2818

Examiner: Mai, Son Luu

Title: Circuit For Lines With Multiple Drivers

Continuation of 10/218,348; filed 08/14/2002; now US Patent 6,674,671

Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Applicant submits the attached Information Disclosure Statement and requests the Examiner to consider the listed references. All of the references noted on this IDS were submitted on Form PTO-1449 by the Applicant or cited by the Examiner in the parent case, noted above. Thus, copies of the references are in the parent case.


If there are any fee shortages related to this submission, please charge such fee shortages to Deposit Account No. 50-2126.

Respectfully submitted,

GARLICK, HARRISON & MARKISON, LLP
(Customer No. 34,399)

Date: 8-6-04

By: William W. Kidd
William W. Kidd
Reg. No. 31,772
Phone: (512) 263-1842
Fax No: (512) 263-1469
Email: wkidd@texaspatents.com

**Form PTO-1449** (modified)List of Patents and Publications
For Applicant's Information
Disclosure Statement
(Use several sheets if necessary)PATENT & TRADEMARK OFFICE
ATTY. DKT. NO. **BP 2414 CON**APPLICANT: **BRIAN J. CAMPBELL**FILING DATE: **11/17/2003**SERIAL NO. **10/715,311**GROUP: **2818****U.S. PATENT DOCUMENTS**

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	A1	6,122,217	9/2000	Keeth et al.			
	A2	6,204,538	3/2001	Kim			
	A3	5,455,528	10/3/95	Partovi, et al.			
	A4	6,090,153	7/18/00	Chen, et al.			
	A5	5,896,046	4/20/99	Bjorksten, et al.			
	A6	5,568,076	10/22/96	Petella, et al.			
	A7	4,390,988	6/28/83	Best, et al.			
	A8	6,084,437	7/4/00	Sako			
	A9	5,455,802	10/3/95	McClure			

FOREIGN PATENT DOCUMENTS

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

	A10	Weste, et al., "Principles of CMOS VLSI Design," A Systems Perspective, Addison-Wesley Publishing Company, June 1988, 5 pages.

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Complete if Known

(Use as many sheets as necessary)

Sheet	2	of	2
-------	---	----	---

Application Number	10/715,311
Filing Date	11/17/2003
First Named Inventor	Brian J. Campbell
Art Unit	2818
Examiner Name	Mai, Son Luu
Attorney Docket Number	BP2414CON

[illegible][illegible]Date
Considered

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.